{"created":"2023-06-20T13:23:34.236203+00:00","id":438,"links":{},"metadata":{"_buckets":{"deposit":"f4d0fe7a-912b-4cd7-bd15-fef792962a7a"},"_deposit":{"created_by":3,"id":"438","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"438"},"status":"published"},"_oai":{"id":"oai:kougei.repo.nii.ac.jp:00000438","sets":["12:17:74:75"]},"author_link":["3216","1149","1148","679"],"item_2_biblio_info_12":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2006","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"1","bibliographicPageEnd":"116","bibliographicPageStart":"107","bibliographicVolumeNumber":"29","bibliographic_titles":[{"bibliographic_title":"東京工芸大学工学部紀要"},{"bibliographic_title":"The Academic Reports, the Faculty of Engineering, Tokyo Polytechnic University","bibliographic_titleLang":"en"}]}]},"item_2_description_15":{"attribute_name":"表示順","attribute_value_mlt":[{"subitem_description":"13","subitem_description_type":"Other"}]},"item_2_description_16":{"attribute_name":"アクセション番号","attribute_value_mlt":[{"subitem_description":"KJ00004551562","subitem_description_type":"Other"}]},"item_2_description_8":{"attribute_name":"記事種別(日)","attribute_value_mlt":[{"subitem_description":"論文","subitem_description_type":"Other"}]},"item_2_description_9":{"attribute_name":"記事種別(英)","attribute_value_mlt":[{"subitem_description":"Article","subitem_description_type":"Other"}]},"item_2_source_id_1":{"attribute_name":"雑誌書誌ID","attribute_value_mlt":[{"subitem_source_identifier":"AN00159741","subitem_source_identifier_type":"NCID"}]},"item_2_source_id_19":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"03876055","subitem_source_identifier_type":"ISSN"}]},"item_2_text_7":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_language":"en","subitem_text_value":"Department of Applied Computer Science, Faculty of Engineering, Tokyo Polytechnic University"},{"subitem_text_language":"en","subitem_text_value":"Department of Applied Computer Science, Faculty of Engineering, Tokyo Polytechnic University"}]},"item_2_title_3":{"attribute_name":"論文名よみ","attribute_value_mlt":[{"subitem_title":"A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"藤橋, 忠悟"},{"creatorName":"フジハシ, チュウゴ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"3216","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"行谷, 時男"},{"creatorName":"ユキヤ, トキオ","creatorNameLang":"ja-Kana"}],"nameIdentifiers":[{"nameIdentifier":"679","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"Fujihashi, Chugo","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"1148","nameIdentifierScheme":"WEKO"}]},{"creatorNames":[{"creatorName":"Yukiya, Tokio","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"1149","nameIdentifierScheme":"WEKO"}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-07-19"}],"displaytype":"detail","filename":"vol1-29-13.pdf","filesize":[{"value":"1.3 MB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"vol1-29-13.pdf","url":"https://kougei.repo.nii.ac.jp/record/438/files/vol1-29-13.pdf"},"version_id":"04c78fc1-e2a3-410e-afa2-1c9166bed95f"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"departmental bulletin paper","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI","subitem_title_language":"en"}]},"item_type_id":"2","owner":"3","path":["75"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-04-21"},"publish_date":"2017-04-21","publish_status":"0","recid":"438","relation_version_is_last":true,"title":["A Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2023-06-20T13:43:52.745654+00:00"}